In Part 2 of this series, I explained a serial interface in which a conversion result for sample S is transferred to the host controller after the conversion is complete but before the start of the next conversion. I also noted that with this type of interface, both the throughput and response time of the analog-to-digital converter (ADC) degrade when using lower clock speeds.(read more)![]()
↧